Abstract-The demand for high resolution CMOS image sensors (CIS) is rising. Analog-to-digital converters (ADC) represent one of the major bottleneck of CIS. One of the candidates to overcome the existing limits is the column-parallel ADC. Column-parallel extended counting ADCs (EC-ADC) are able to reach high resolution thanks to their two-step conversion. However the EC-ADC area increases due to the two-step design. A solution is to use the same hardware twice to perform both steps. This paper proposes a 14-b, 100 kHz Nyquist frequency, two-step incremental ~ß (I~ß) analogto-digital converter suitable for column-parallel CIS. Several architectures with different modulator order are compared to determine the most promising one. The proposed architecture, compared to a one-step second order modulator, re duces the total oversampling ratio (OSR) from 150 to 60 to reach a resolution of 14-b. The operational transconductance amplifiers (OTA) is the most critical part in our ADCs. Its required DCgain is around 80 dB for a 120 MHz gain-bandwidth product (GBW). The ideal DNL and INL of our two-step I~ß ADC are respectively +0.55/-0.6 LSB and +0.5/-0.5 LSB. This work achieves a SNDR of 89 dB when a full scale sinusoid of 100 kHz is applied.
I. INTRODUCTION
High quality CMOS image sensors (CIS) have become indispensable in the aerospace field. This evolution is possible thanks to the progress in the integration 01' sensor, readout electronics and A/D conversion in a single chip. The increasing resolution 01' the image sensor restricts the pitch 01' the pixel. This also increases the rate 01' pixel data conversion for a given frame rate. Moreover, greater pixel sensitivity and dynamic range demand 12-bits or higher resolution conversion. The column-parallel conversion is seen as the best answer to these increasingly stringent requirements.
Among column-parallel ADCs, single-slope (SS-ADC) and successive approximation register (SAR) ADCs are usually chosen for low power consumption application [I] [2] [3] [4] . However, the SS-ADC requires a large amount 978-1-5090-2736-1/16/$31.00 ©2016 IEEE 01' clock cycles for high resolution conversion. The SAR ADC needs a capacitor DAC consuming large area due to the weight 01' the capacitor and is very sensitive to the capacitor mismatch. Cyclic ADCs are also widely used in the CIS field [5] [6] [7] . This ADC only requires n clock cycles for an-bit resolution. However, cyclic ADCs require high DC gain OTA to avoid non-linearity. Matching problems limit the resolution achievable by cyclic ADCs. Sigma-Delta (~~) ADCs are weil known for their ability to achieve high resolution. However they are slower than Nyquist converters due to oversampling. ~~ ADCs have recently appeared in CIS field thanks to the scaling down technology [8] [9] . ~~ ADCs require smaller DC gain and sampling capacitance than cyclic ADCs because 01' the oversampling operation.
In order to achieve a better tradeoff between speed and resolution, extended-counting ADCs (EC-ADC) have been reported [10] [11] . The EC-ADC is an hybrid architecture that performs the conversion in two steps. First a coarse conversion is done using an incremental ~~ (I~~) ADC. The first step generates an analog residue. Then the fine conversion 01' the residue is realized with a Nyquist converter. Thus the overall conversion time is reduced compared to a single step I~~. However EC-ADCs have quite complex circuits due to the use 01' two different conversion principles. The two-step conversion can be pushed further and both conversions can be realized by the same I~~ ADC. Such architectures are known as two-step I~~ ADCs [12] [13] . The two-step I~~ ADCs advantage is to use twice the same hardware for both conversions, while simultaneously decreasing the overall OSR. In order to obtain a higher resolution (compared to a single loop I~~) and limit the complexity 01' the circuit, a two-step I~~ ADCs can be preferable over EC-ADCs. In this paper, a two-step second order I~~ ADC is proposed. The remainder 01' this paper is organized as follows : section 11 describes the I~~ modulator. In section 111 a two-step I~~ architecture and its characteristics are described. In section IV the high level modulator design is discussed. Then the section V presents 
INCREMENTAL ~~ ADC
The first I~~ ADC was published by Van De Plassche in 1978 [14] . It is composed of an integrator, an ADC (a comparator with 2 levels in most cases) and a digital-toanalog converter (DAC) in the feedback path. This architecture has the drawback to be very slow. Indeed it requires 2 n clock cycles to reach n-bits. To improve the conversion speed, one can increase the modulator order or the number of cascaded modulators. However, high er order modulators can lead to stability problems which are hard to solve. An example of a I~~ with a second order modulator is shown in fig.l . Here, the I~~ is studied in the time domain. In this way the residue value can be written depending on ~~ modulator parameters and the result is reused later for the two-step architecture. In this architecture the output of the integrators are given by
where M is the OSR. After M clock cycles the error of conversion is given by
where X is the estimated reconstructed signal from the bitstream, defined as,
One can observe that the residue value V2 (Jlvf) is the image of the conversion error. With this modulator, ISO cycles are needed to reach 14 bits resolution [15] .
III. TWO-STEPS I~~ ADC

A. Two-steps architecture
For several years, architectures with reused hardware have been investigated to decrease the size of the ADC [16] [17] . In a two-step I~~ ADC [12] [18], the conversion is divided in 2 phases and the hardware is used twice to perform the full conversion. The chosen architecture and its diagram timing are shown in fig.2 .
The architecture is composed of a sample-and-hold (S/H), an I~~ modulator and a digital filter. At the beginning of the conversion, areset is done on the integrators and the capacitors. During the first step (<I> 1 = 1) the pixel value is fed to the modulator. At the end of the coarse conversion (<I>EOC = 1 and <I> 1=0), the residue V R (or V2 [M] ) is loaded into the SIR. Then another reset is done and the fine conversion is performed. The timing diagram for a conversion is shown in fig. 2(b) . To reach 100 frames/s (FPS) with a 1920x1080 array, the available row time is 9.2 f.LS. Two conversions are realized within the row time to do a correlated double sampling in digital domain. Since a few extra clock cycle are necessary to reorganize the switch and load the capacitance, a single step can last up to 2.1 f.Ls.
B. Modulator scaling
As already mentioned the residue of the coarse conversion is used for the fine conversion. The goal is to fit the output of the first step to the input of the second step. Moreover the input range of a 2 nd order modulator must be limited to avoid integrator overflow. So it is very important to limit the residue value. The chosen modulator is shown in fig.l . As one can see in eq.(3), a solution to modify V R is to modify the parameter aI,2 of the modulator. In fig.l , parameters al and a2 are arbitrary chosen at 0.5 and the maximum input at 75% of the reference. An optimization is performed by sweeping parameters a3 and a4 to minimize the swing of the signals into the integrators giving a3 = 2 and a4 = I. Then aglobaI scaling coefficient is applied to fit the output swing 01' the integrator with the input range 01' the modulator. The optimum coefficients are al = 0.75, a2 = 0.5, a4 = 1.5 and a3 = 2. However these optimal values are not very convenient to implement in switched dpacitor circuit. Moreover a margin has to be taken from optimal coefficients to be insensitive to analog mismatches. At the end, the final values are al = a2 = 0.5, b1 = 1 and a3 = 2. From eq.(3) a total 01' 27 cycles per step is needed to reach 7-b 01' resolution. In order to get some margin to deal with analog mismatches, the OSR is increased to 30 leading to a total OSR 01' 60 for a conversion giving 70 ns per cycle. Once again, a small margin is taken giving a clock frequency 01' 20 MHz.
C. OSR spüt of two-steps eonversion
We previously supposed that the length 01' both steps were equal. This supposition is verified in the following part as the optimal choice. 
From eq.(6), one can plot the curve shown in fig. 3 . As one can see the resolution is maximum when the OSR is equal in both steps. The choice 01' the modulator order for the two steps is now discussed. In recent two-step I~~ ADC work, the modulator order can be different for the two-step [18] . For second and higher order modulator, the last integrator can be switched to a sample-and-hold for the second step. The modulator order 01' the second step is then decreased 01' one order. The analysis 01' the modulator order within the conversion is now studied. two-step with a second and first order modulator (I~~2-1), a two-step with two second order modulator (I~~2-2) and a two-step with a third order and second order modulator (I~~3-2). The result 01' our simulations is shown in figA. The resolution 01' the different ADC is calculated from the conversion error, computed using eq.(5). In each case, integrators modulators coefficients and 0: in eq. (6) are optimized to minimize the conversion error, thus maximize the resolution. In the different architectures, input range is reduced to avoid integrator overflow. Considering the scaling 01' the different architectures and the aimed resolution, the proposed I~~2-2 architecture requires the smallest OSR.
IV. MODULATOR SPECIFICATIONS
In this section, the switched capacitor circuit and the modulator characteristics are presented. The effect 01' nonidealities in the OTA (finite DC gain, gain bandwidthproduct (GBW) and slew rate (SR)) are introduced and their effects simulated. In this part and for the rest 01' the paper, the resolution is calculated from the SNDR.
A. Switehed-eapaeitor eireuit
The switched-capacitor circuit implementation is shown in fig. 5 . A single-ended version 01' the architecture is represented to simplify the circuit. The sampling capacitance Cs is chosen to be 100 fF. The integrators realized with the OTA are the most critical part in a modulator. To minimize injection charge effect, two non overlapped clock pi and p2, and their delayed signal pi d and p2d, are used The characteristics 01' the OTA are now discussed. The DC gain OTA, the GBW and the slew-rate (SR) are important parameters in a switched capacitor circuit. These parameters are degrading the charge transfer and introduced errors at both input and output 01' the integrator.
B. Finite OTA DC gain
The finite DC gain OTA introduces an offset at the input 01' the integrators. The transfer function 01' the integrator with an finite OTA DC gain is expressed as follow
with Vo the output 01' the integrator, V in the input, f-L = I/Ao, with Ao the finite DC gain, Cs and Ci respectively the sampling and the integrator capacitance. The simulation is shown in fig.6 . One can see that the resolution drops from a DC gain 01' 5000, or 74 dE. Thus a minimum DC gain 01' 80 dB is chosen. 
C. Finite GBW and SR
The charge transferring phase 01' a switched-capacitor circuit can be cut into a slewing and a settling part. Finite SR and GBW respectively influence the slewing and the settling time. The influence 01' the GBW on the system is first analysed. The transfer function 01' an integrator with a finite GBW is fig.8 and fig.9 . The DNL and INL 01' the ADC are respectively +0.55/-0.6 LSB and +0.5/-0.5 LSE. The ADC output spectrum is shown in fig.1 
